

## Appendix 1: String functions

**char \*strcat(char \*dest, const char \*src)** - appends the string pointed to by `src` to the end of the string pointed to by `dest`. This function returns a pointer to the resulting string `dest`.

**char \*strncat(char \*dest, const char \*src, size\_t n)** - appends the string pointed to by `src` to the end of the string pointed to by `dest` up to `n` characters long. This function returns a pointer to the resulting string `dest`.

**char \*strcpy(char \*dest, const char \*src)** - copies the string pointed to, by `src` to `dest`. This returns a pointer to the destination string `dest`.

**char \*strncpy(char \*dest, const char \*src, size\_t n)** - copies up to `n` characters from the string pointed to, by `src` to `dest`. In a case where the length of `src` is less than that of `n`, the remainder of `dest` will be padded with null bytes. This function returns the pointer to the copied string.

**int strcmp(const char \*str1, const char \*str2)** - compares the string pointed to, by `str1` to the string pointed to by `str2`. This function return values that are as follows –

- if Return value < 0 then it indicates `str1` is less than `str2`.
- if Return value > 0 then it indicates `str2` is less than `str1`.
- if Return value = 0 then it indicates `str1` is equal to `str2`.

**int strncmp(const char \*str1, const char \*str2, size\_t n)** - compares at most the first `n` bytes of `str1` and `str2`. This function return values that are as follows –

- if Return value < 0 then it indicates `str1` is less than `str2`.
- if Return value > 0 then it indicates `str2` is less than `str1`.
- if Return value = 0 then it indicates `str1` is equal to `str2`.


**char \*strchr(const char \*str, int c)** - searches for the first occurrence of the character `c` (an `unsigned char`) in the string pointed to by the argument `str`. This returns a pointer to the first occurrence of the character `c` in the string `str`, or `NULL` if the character is not found.

**char \* strrchr(const char \*str, int c)** - searches for the last occurrence of the character `c` (an `unsigned char`) in the string pointed to, by the argument `str`. This function returns a pointer to the last occurrence of character in `str`. If the value is not found, the function returns a `null` pointer.

**char \*strstr(const char \*haystack, const char \*needle)** - function finds the first occurrence of the substring `needle` in the string `haystack`. The terminating '`\0`' characters are not compared. This function returns a pointer to the first occurrence in `haystack` of any of the entire sequence of characters specified in `needle`, or a null pointer if the sequence is not present in `haystack`.

**char \* strtok(char \*str, const char \*delim)** - breaks string `str` into a series of tokens using the delimiter `delim`. This function returns a pointer to the first token found in the string. A null pointer is returned if there are no tokens left to retrieve.

## Appendix 2: strtok Operation



$\textcolor{red}{\boxed{\texttt{=}}}$ = '\0' //NULL $\textcolor{cyan}{\boxed{\texttt{=}}}$ = some non-NULL char $\textcolor{pink}{\boxed{\texttt{=}}}$ = returned pointer	$\longrightarrow$ = assignment/overwrite $\longrightarrow$ = path of scan/checking
---	---

### Appendix 3: ASCII Table

## ASCII Table

Dec	Hex	Oct	Char	Dec	Hex	Oct	Char	Dec	Hex	Oct	Char	Dec	Hex	Oct	Char
0	0	0		32	20	40	[space]	64	40	100	@	96	60	140	`
1	1	1		33	21	41	!	65	41	101	A	97	61	141	a
2	2	2		34	22	42	"	66	42	102	B	98	62	142	b
3	3	3		35	23	43	#	67	43	103	C	99	63	143	c
4	4	4		36	24	44	\$	68	44	104	D	100	64	144	d
5	5	5		37	25	45	%	69	45	105	E	101	65	145	e
6	6	6		38	26	46	&	70	46	106	F	102	66	146	f
7	7	7		39	27	47	'	71	47	107	G	103	67	147	g
8	8	10		40	28	50	(	72	48	110	H	104	68	150	h
9	9	11		41	29	51	)	73	49	111	I	105	69	151	i
10	A	12		42	2A	52	*	74	4A	112	J	106	6A	152	j
11	B	13		43	2B	53	+	75	4B	113	K	107	6B	153	k
12	C	14		44	2C	54	,	76	4C	114	L	108	6C	154	l
13	D	15		45	2D	55	-	77	4D	115	M	109	6D	155	m
14	E	16		46	2E	56	.	78	4E	116	N	110	6E	156	n
15	F	17		47	2F	57	/	79	4F	117	O	111	6F	157	o
16	10	20		48	30	60	0	80	50	120	P	112	70	160	p
17	11	21		49	31	61	1	81	51	121	Q	113	71	161	q
18	12	22		50	32	62	2	82	52	122	R	114	72	162	r
19	13	23		51	33	63	3	83	53	123	S	115	73	163	s
20	14	24		52	34	64	4	84	54	124	T	116	74	164	t
21	15	25		53	35	65	5	85	55	125	U	117	75	165	u
22	16	26		54	36	66	6	86	56	126	V	118	76	166	v
23	17	27		55	37	67	7	87	57	127	W	119	77	167	w
24	18	30		56	38	70	8	88	58	130	X	120	78	170	x
25	19	31		57	39	71	9	89	59	131	Y	121	79	171	y
26	1A	32		58	3A	72	:	90	5A	132	Z	122	7A	172	z
27	1B	33		59	3B	73	;	91	5B	133	[	123	7B	173	{
28	1C	34		60	3C	74	<	92	5C	134	\	124	7C	174	
29	1D	35		61	3D	75	=	93	5D	135	]	125	7D	175	}
30	1E	36		62	3E	76	>	94	5E	136	^	126	7E	176	~
31	1F	37		63	3F	77	?	95	5F	137	-	127	7F	177	

## Appendix 4: C Operator Precedence

Precedence	Operator	Description	Associativity
1	<code>++ --</code>	Suffix/postfix increment and decrement	Left-to-right
	<code>()</code>	Function call	
	<code>[]</code>	Array subscripting	
	<code>.</code>	Structure and union member access	
	<code>-&gt;</code>	Structure and union member access through pointer	
2	<code>++ --</code>	Prefix increment and decrement	Right-to-left
	<code>+ -</code>	Unary plus and minus	
	<code>! ~</code>	Logical NOT and bitwise NOT	
	<code>(type)</code>	Cast	
	<code>*</code>	Indirection (dereference)	
	<code>&amp;</code>	Address-of	
3	<code>* / %</code>	Multiplication, division, and remainder	Left-to-right
4	<code>+ -</code>	Addition and subtraction	
5	<code>&lt;&lt; &gt;&gt;</code>	Bitwise left shift and right shift	
6	<code>&lt; &lt;=</code>	For relational operators <code>&lt;</code> and <code><math>\leq</math></code> respectively	
	<code>&gt; &gt;=</code>	For relational operators <code>&gt;</code> and <code><math>\geq</math></code> respectively	
7	<code>== !=</code>	For relational <code>=</code> and <code><math>\neq</math></code> respectively	
8	<code>&amp;</code>	Bitwise AND	
9	<code>^</code>	Bitwise XOR (exclusive or)	
10	<code> </code>	Bitwise OR (inclusive or)	
11	<code>&amp;&amp;</code>	Logical AND	
12	<code>  </code>	Logical OR	
13	<code>? :</code>	Ternary conditional	Right-to-left
14	<code>=</code>	Simple assignment	
	<code>+= -=</code>	Assignment by sum and difference	
	<code>*= /= %=</code>	Assignment by product, quotient, and remainder	
	<code>&lt;&lt;= &gt;&gt;=</code>	Assignment by bitwise left shift and right shift	
	<code>&amp;= ^=  =</code>	Assignment by bitwise AND, XOR, and OR	

## MIT 6.191 (6.004) ISA Reference Card: Instructions

Instruction	Syntax	Description	Execution
LUI	<code>lui rd, luiConstant</code>	Load Upper Immediate	$\text{reg}[rd] \leq \text{luiConstant} \ll 12$
JAL	<code>jal rd, label</code>	Jump and Link	$\text{reg}[rd] \leq \text{pc} + 4$ $\text{pc} \leq \text{label}$
JALR	<code>jalr rd, offset(rs1)</code>	Jump and Link Register	$\text{reg}[rd] \leq \text{pc} + 4$ $\text{pc} \leq \{( \text{reg}[rs1] + \text{offset})[31:1], 1'b0\}$
BEQ	<code>beq rs1, rs2, label</code>	Branch if =	$\text{pc} \leq (\text{reg}[rs1] == \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
BNE	<code>bne rs1, rs2, label</code>	Branch if $\neq$	$\text{pc} \leq (\text{reg}[rs1] != \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
BLT	<code>blt rs1, rs2, label</code>	Branch if < (Signed)	$\text{pc} \leq (\text{reg}[rs1] <_s \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
BGE	<code>bge rs1, rs2, label</code>	Branch if $\geq$ (Signed)	$\text{pc} \leq (\text{reg}[rs1] \geq_s \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
BLTU	<code>bltu rs1, rs2, label</code>	Branch if < (Unsigned)	$\text{pc} \leq (\text{reg}[rs1] <_u \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
BGEU	<code>bgeu rs1, rs2, label</code>	Branch if $\geq$ (Unsigned)	$\text{pc} \leq (\text{reg}[rs1] \geq_u \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
LW	<code>lw rd, offset(rs1)</code>	Load Word	$\text{reg}[rd] \leq \text{mem}[\text{reg}[rs1] + \text{offset}]$
SW	<code>sw rs2, offset(rs1)</code>	Store Word	$\text{mem}[\text{reg}[rs1] + \text{offset}] \leq \text{reg}[rs2]$
ADDI	<code>addi rd, rs1, constant</code>	Add Immediate	$\text{reg}[rd] \leq \text{reg}[rs1] + \text{constant}$
SLTI	<code>slti rd, rs1, constant</code>	Compare < Immediate (Signed)	$\text{reg}[rd] \leq (\text{reg}[rs1] <_s \text{constant}) ? 1 : 0$
SLTIU	<code>sltiu rd, rs1, constant</code>	Compare < Immediate (Unsigned)	$\text{reg}[rd] \leq (\text{reg}[rs1] <_u \text{constant}) ? 1 : 0$
XORI	<code>xori rd, rs1, constant</code>	Xor Immediate	$\text{reg}[rd] \leq \text{reg}[rs1] ^ \text{constant}$
ORI	<code>ori rd, rs1, constant</code>	Or Immediate	$\text{reg}[rd] \leq \text{reg}[rs1]   \text{constant}$
ANDI	<code>andi rd, rs1, constant</code>	And Immediate	$\text{reg}[rd] \leq \text{reg}[rs1] \& \text{constant}$
SLLI	<code>slli rd, rs1, shamt</code>	Shift Left Logical Immediate	$\text{reg}[rd] \leq \text{reg}[rs1] \ll \text{shamt}$
SRLI	<code>srl rd, rs1, shamt</code>	Shift Right Logical Immediate	$\text{reg}[rd] \leq \text{reg}[rs1] \gg_u \text{shamt}$
SRAI	<code>srai rd, rs1, shamt</code>	Shift Right Arithmetic Immediate	$\text{reg}[rd] \leq \text{reg}[rs1] \gg_s \text{shamt}$
ADD	<code>add rd, rs1, rs2</code>	Add	$\text{reg}[rd] \leq \text{reg}[rs1] + \text{reg}[rs2]$
SUB	<code>sub rd, rs1, rs2</code>	Subtract	$\text{reg}[rd] \leq \text{reg}[rs1] - \text{reg}[rs2]$
SLL	<code>sll rd, rs1, rs2</code>	Shift Left Logical	$\text{reg}[rd] \leq \text{reg}[rs1] \ll \text{reg}[rs2][4:0]$
SLT	<code>slt rd, rs1, rs2</code>	Compare < (Signed)	$\text{reg}[rd] \leq (\text{reg}[rs1] <_s \text{reg}[rs2]) ? 1 : 0$
SLTU	<code>sltu rd, rs1, rs2</code>	Compare < (Unsigned)	$\text{reg}[rd] \leq (\text{reg}[rs1] <_u \text{reg}[rs2]) ? 1 : 0$
XOR	<code>xor rd, rs1, rs2</code>	Xor	$\text{reg}[rd] \leq \text{reg}[rs1] ^ \text{reg}[rs2]$
SRL	<code>srl rd, rs1, rs2</code>	Shift Right Logical	$\text{reg}[rd] \leq \text{reg}[rs1] \gg_u \text{reg}[rs2][4:0]$
SRA	<code>sra rd, rs1, rs2</code>	Shift Right Arithmetic	$\text{reg}[rd] \leq \text{reg}[rs1] \gg_s \text{reg}[rs2][4:0]$
OR	<code>or rd, rs1, rs2</code>	Or	$\text{reg}[rd] \leq \text{reg}[rs1]   \text{reg}[rs2]$
AND	<code>and rd, rs1, rs2</code>	And	$\text{reg}[rd] \leq \text{reg}[rs1] \& \text{reg}[rs2]$

Note: *luiConstant* is a 20-bit value. *offset* and *constant* are signed 12-bit values that are sign-extended to 32-bit values. *label* is a 32-bit memory address or its alias name. *shamt* is a 5-bit unsigned shift amount.

## MIT 6.191 (6.004) ISA Reference Card: Pseudoinstructions

Pseudoinstruction	Description	Execution
<code>li rd, liConstant</code>	Load Immediate	$\text{reg}[rd] \leq \text{liConstant}$
<code>mv rd, rs1</code>	Move	$\text{reg}[rd] \leq \text{reg}[rs1] + 0$
<code>not rd, rs1</code>	Logical Not	$\text{reg}[rd] \leq \text{reg}[rs1] ^ -1$
<code>neg rd, rs1</code>	Arithmetic Negation	$\text{reg}[rd] \leq 0 - \text{reg}[rs1]$
<code>j label</code>	Jump	$\text{pc} \leq \text{label}$
<code>jal label</code>	Jump and Link (with <i>ra</i> )	$\text{reg}[ra] \leq \text{pc} + 4$ $\text{pc} \leq \text{label}$
<code>call label</code>		
<code>jr rs</code>	Jump Register	$\text{pc} \leq \text{reg}[rs1] \& \sim 1$
<code>jalr rs</code>	Jump and Link Register (with <i>ra</i> )	$\text{reg}[ra] \leq \text{pc} + 4$ $\text{pc} \leq \text{reg}[rs1] \& \sim 1$
<code>ret</code>	Return from Subroutine	$\text{pc} \leq \text{reg}[ra]$
<code>bgt rs1, rs2, label</code>	Branch $>$ (Signed)	$\text{pc} \leq (\text{reg}[rs1] >_s \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
<code>ble rs1, rs2, label</code>	Branch $\leq$ (Signed)	$\text{pc} \leq (\text{reg}[rs1] \leq_s \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
<code>bgtu rs1, rs2, label</code>	Branch $>$ (Unsigned)	$\text{pc} \leq (\text{reg}[rs1] >_u \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
<code>bleu rs1, rs2, label</code>	Branch $\leq$ (Unsigned)	$\text{pc} \leq (\text{reg}[rs1] \leq_u \text{reg}[rs2]) ? \text{label} : \text{pc} + 4$
<code>beqz rs1, label</code>	Branch = 0	$\text{pc} \leq (\text{reg}[rs1] == 0) ? \text{label} : \text{pc} + 4$
<code>bnez rs1, label</code>	Branch $\neq 0$	$\text{pc} \leq (\text{reg}[rs1] != 0) ? \text{label} : \text{pc} + 4$
<code>bltz rs1, label</code>	Branch $< 0$ (Signed)	$\text{pc} \leq (\text{reg}[rs1] <_s 0) ? \text{label} : \text{pc} + 4$
<code>bgez rs1, label</code>	Branch $\geq 0$ (Signed)	$\text{pc} \leq (\text{reg}[rs1] \geq_s 0) ? \text{label} : \text{pc} + 4$
<code>bgtz rs1, label</code>	Branch $> 0$ (Signed)	$\text{pc} \leq (\text{reg}[rs1] >_s 0) ? \text{label} : \text{pc} + 4$
<code>blez rs1, label</code>	Branch $\leq 0$ (Signed)	$\text{pc} \leq (\text{reg}[rs1] \leq_s 0) ? \text{label} : \text{pc} + 4$

Note: *liConstant* is a 32-bit value.

## MIT 6.191 (6.004) ISA Reference Card: Calling Convention

Registers	Symbolic names	Description	Saver
x0	zero	Hardwired zero	—
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	—
x4	tp	Thread pointer	—
x5-x7	t0-t2	Temporary registers	Caller
x8-x9	s0-s1	Saved registers	Callee
x10-x11	a0-a1	Function arguments and return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporary registers	Caller

## MIT 6.191 (6.004) ISA Reference Card: Instruction Encodings

31	25	24	20	19	15	14	12	11	7	6	0	
	funct7		rs2		rs1		funct3		rd		opcode	R-type
		imm[11:0]			rs1		funct3		rd		opcode	I-type
	imm[11:5]		rs2		rs1		funct3	imm[4:0]			opcode	S-type
	imm[12 10:5]		rs2		rs1		funct3	imm[4:1 11]			opcode	B-type
		imm[31:12]							rd		opcode	U-type
		imm[20 10:1 11 19:12]							rd		opcode	J-type

### RV32I Base Instruction Set (MIT 6.191 (6.004) subset)

	imm[31:12]			rd	0110111	LUI
	imm[20 10:1 11 19:12]			rd	1101111	JAL
	imm[11:0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

- For JAL and branch instructions (BEQ, BNE, BLT, BGE, BLTU, BGEU), the immediate encodes the target address as an offset from the current pc (i.e.,  $pc + imm = label$ ).
- Not all immediate bits are encoded. Missing lower bits are filled with zeros and missing upper bits are sign-extended.