

MIT 6.190 ISA Reference Card: Instructions

Instruction	Syntax	Description	Execution
LUI	lui <i>rd</i> , luiConstant	Load Upper Immediate	reg[rd] <= luiConstant « 12
JAL	jal <i>rd</i> , label	Jump and Link	reg[rd] <= pc + 4 pc <= label
JALR	jalr <i>rd</i> , offset(rs1)	Jump and Link Register	reg[rd] <= pc + 4 pc <= {(reg[rs1] + offset)[31:1], 1'b0}
BEQ	beq <i>rs1</i> , <i>rs2</i> , label	Branch if =	pc <= (reg[rs1] == reg[rs2]) ? label : pc + 4
BNE	bne <i>rs1</i> , <i>rs2</i> , label	Branch if ≠	pc <= (reg[rs1] != reg[rs2]) ? label : pc + 4
BLT	blt <i>rs1</i> , <i>rs2</i> , label	Branch if < (Signed)	pc <= (reg[rs1] < _s reg[rs2]) ? label : pc + 4
BGE	bge <i>rs1</i> , <i>rs2</i> , label	Branch if ≥ (Signed)	pc <= (reg[rs1] >= _s reg[rs2]) ? label : pc + 4
BLTU	bltu <i>rs1</i> , <i>rs2</i> , label	Branch if < (Unsigned)	pc <= (reg[rs1] < _u reg[rs2]) ? label : pc + 4
BGEU	bgeu <i>rs1</i> , <i>rs2</i> , label	Branch if ≥ (Unsigned)	pc <= (reg[rs1] >= _u reg[rs2]) ? label : pc + 4
LW	lw <i>rd</i> , offset(rs1)	Load Word	reg[rd] <= mem[reg[rs1] + offset]
SW	sw <i>rs2</i> , offset(rs1)	Store Word	mem[reg[rs1] + offset] <= reg[rs2]
ADDI	addi <i>rd</i> , <i>rs1</i> , constant	Add Immediate	reg[rd] <= reg[rs1] + constant
SLTI	slti <i>rd</i> , <i>rs1</i> , constant	Compare < Immediate (Signed)	reg[rd] <= (reg[rs1] < _s constant) ? 1 : 0
SLTIU	sltiu <i>rd</i> , <i>rs1</i> , constant	Compare < Immediate (Unsigned)	reg[rd] <= (reg[rs1] < _u constant) ? 1 : 0
XORI	xori <i>rd</i> , <i>rs1</i> , constant	Xor Immediate	reg[rd] <= reg[rs1] ^ constant
ORI	ori <i>rd</i> , <i>rs1</i> , constant	Or Immediate	reg[rd] <= reg[rs1] constant
ANDI	andi <i>rd</i> , <i>rs1</i> , constant	And Immediate	reg[rd] <= reg[rs1] & constant
SLLI	slli <i>rd</i> , <i>rs1</i> , shamt	Shift Left Logical Immediate	reg[rd] <= reg[rs1] « shamt
SRLI	srl <i>rd</i> , <i>rs1</i> , shamt	Shift Right Logical Immediate	reg[rd] <= reg[rs1] » _u shamt
SRAI	srai <i>rd</i> , <i>rs1</i> , shamt	Shift Right Arithmetic Immediate	reg[rd] <= reg[rs1] » _s shamt
ADD	add <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Add	reg[rd] <= reg[rs1] + reg[rs2]
SUB	sub <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Subtract	reg[rd] <= reg[rs1] - reg[rs2]
SLL	sll <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Shift Left Logical	reg[rd] <= reg[rs1] « reg[rs2][4:0]
SLT	slt <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Compare < (Signed)	reg[rd] <= (reg[rs1] < _s reg[rs2]) ? 1 : 0
SLTU	sltu <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Compare < (Unsigned)	reg[rd] <= (reg[rs1] < _u reg[rs2]) ? 1 : 0
XOR	xor <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Xor	reg[rd] <= reg[rs1] ^ reg[rs2]
SRL	srl <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Shift Right Logical	reg[rd] <= reg[rs1] » _u reg[rs2][4:0]
SRA	sra <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Shift Right Arithmetic	reg[rd] <= reg[rs1] » _s reg[rs2][4:0]
OR	or <i>rd</i> , <i>rs1</i> , <i>rs2</i>	Or	reg[rd] <= reg[rs1] reg[rs2]
AND	and <i>rd</i> , <i>rs1</i> , <i>rs2</i>	And	reg[rd] <= reg[rs1] & reg[rs2]

Note: *luiConstant* is a 20-bit value. *offset* and *constant* are signed 12-bit values that are sign-extended to 32-bit values. *label* is a 32-bit memory address or its alias name. *shamt* is a 5-bit unsigned shift amount.

MIT 6.190 ISA Reference Card: Pseudoinstructions

Pseudoinstruction	Description	Execution
li <i>rd</i> , liConstant	Load Immediate	reg[rd] <= liConstant
mv <i>rd</i> , <i>rs1</i>	Move	reg[rd] <= reg[rs1] + 0
not <i>rd</i> , <i>rs1</i>	Logical Not	reg[rd] <= reg[rs1] ^ ~1
neg <i>rd</i> , <i>rs1</i>	Arithmetic Negation	reg[rd] <= 0 - reg[rs1]
j label	Jump	pc <= label
jal label	Jump and Link (with <i>ra</i>)	reg[ra] <= pc + 4 pc <= label
call label		
jr <i>rs1</i>	Jump Register	pc <= reg[rs1] & ~1
jalr <i>rs1</i>	Jump and Link Register (with <i>ra</i>)	reg[ra] <= pc + 4 pc <= reg[rs1] & ~1
ret	Return from Subroutine	pc <= reg[ra]
bgt <i>rs1</i> , <i>rs2</i> , label	Branch > (Signed)	pc <= (reg[rs1] > _s reg[rs2]) ? label : pc + 4
ble <i>rs1</i> , <i>rs2</i> , label	Branch ≤ (Signed)	pc <= (reg[rs1] <= _s reg[rs2]) ? label : pc + 4
bgtu <i>rs1</i> , <i>rs2</i> , label	Branch > (Unsigned)	pc <= (reg[rs1] > _u reg[rs2]) ? label : pc + 4
bleu <i>rs1</i> , <i>rs2</i> , label	Branch ≤ (Unsigned)	pc <= (reg[rs1] <= _u reg[rs2]) ? label : pc + 4
beqz <i>rs1</i> , label	Branch = 0	pc <= (reg[rs1] == 0) ? label : pc + 4
bnez <i>rs1</i> , label	Branch ≠ 0	pc <= (reg[rs1] != 0) ? label : pc + 4
bltz <i>rs1</i> , label	Branch < 0 (Signed)	pc <= (reg[rs1] < _s 0) ? label : pc + 4
bgez <i>rs1</i> , label	Branch ≥ 0 (Signed)	pc <= (reg[rs1] >= _s 0) ? label : pc + 4
bgtz <i>rs1</i> , label	Branch > 0 (Signed)	pc <= (reg[rs1] > _s 0) ? label : pc + 4
blez <i>rs1</i> , label	Branch ≤ 0 (Signed)	pc <= (reg[rs1] <= _s 0) ? label : pc + 4

Note: *liConstant* is a 32-bit value.

MIT 6.190 ISA Reference Card: Calling Convention

Registers	Symbolic names	Description	Saver
x0	zero	Hardwired zero	—
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	—
x4	tp	Thread pointer	—
x5-x7	t0-t2	Temporary registers	Caller
x8-x9	s0-s1	Saved registers	Callee
x10-x11	a0-a1	Function arguments and return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporary registers	Caller

MIT 6.190 ISA Reference Card: Instruction Encodings

31	25	24	20	19	15	14	12	11	7	6	0	
funct7		rs2		rs1		funct3		rd		opcode		R-type
imm[11:0]				rs1		funct3		rd		opcode		I-type
imm[11:5]		rs2		rs1		funct3		imm[4:0]		opcode		S-type
imm[12:10:5]		rs2		rs1		funct3		imm[4:1 11]		opcode		B-type
imm[31:12]								rd		opcode		U-type
imm[20 10:1 11 19:12]								rd		opcode		J-type

RV32I Base Instruction Set (MIT 6.190 subset)

imm[31:12]				rd	0110111	LUI
imm[20 10:1 11 19:12]				rd	1101111	JAL
imm[11:0]		rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

- For JAL and branch instructions (BEQ, BNE, BLT, BGE, BLTU, BGEU), the immediate encodes the target address as an offset from the current pc (i.e., $pc + imm = label$).
- Not all immediate bits are encoded. Missing lower bits are filled with zeros and missing upper bits are sign-extended.